

Chapter 6 Summary Digital Circuits




base b number:





$$(d_{n-1} \dots d_3 d_2 d_1 d_0)_b = (d_{n-1} \cdot b^{n-1} + \dots + d_2 \cdot b^2 + d_1 \cdot b^1 + d_0 \cdot b^0)$$

Common base equivalents:

Binary	Hexadecimal	Decimal
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	8	8
1001	9	9
1010	A	10
1011	B	11
1100	C	12
1101	D	13
1110	E	14
1111	F	15

Combinational logic operations:

Gate	Operation	Symbol	Expression	Truth table															
buffer	increase output signal current		$C = A$	<table style="margin: auto; border-collapse: collapse;"> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">A</td><td style="padding: 2px 5px;">C</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">0</td><td style="padding: 2px 5px;">0</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">1</td><td style="padding: 2px 5px;">1</td></tr> </table>	A	C	0	0	1	1									
A	C																		
0	0																		
1	1																		
inverter (INV, NOT)	invert signal (complement)		$C = \bar{A}$	<table style="margin: auto; border-collapse: collapse;"> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">A</td><td style="padding: 2px 5px;">C</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">0</td><td style="padding: 2px 5px;">1</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">1</td><td style="padding: 2px 5px;">0</td></tr> </table>	A	C	0	1	1	0									
A	C																		
0	1																		
1	0																		
AND gate	AND logic		$C = A \cdot B$	<table style="margin: auto; border-collapse: collapse;"> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">A</td><td style="border-right: 1px solid black; padding: 2px 5px;">B</td><td style="padding: 2px 5px;">C</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">0</td><td style="border-right: 1px solid black; padding: 2px 5px;">0</td><td style="padding: 2px 5px;">0</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">0</td><td style="border-right: 1px solid black; padding: 2px 5px;">1</td><td style="padding: 2px 5px;">0</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">1</td><td style="border-right: 1px solid black; padding: 2px 5px;">0</td><td style="padding: 2px 5px;">0</td></tr> <tr><td style="border-right: 1px solid black; padding: 2px 5px;">1</td><td style="border-right: 1px solid black; padding: 2px 5px;">1</td><td style="padding: 2px 5px;">1</td></tr> </table>	A	B	C	0	0	0	0	1	0	1	0	0	1	1	1
A	B	C																	
0	0	0																	
0	1	0																	
1	0	0																	
1	1	1																	

NAND gate	inverted AND logic		$C = \overline{A \cdot B}$	$\begin{array}{ccc} \underline{A} & \underline{B} & \underline{C} \\ 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$
OR gate	OR logic		$C = A + B$	$\begin{array}{ccc} \underline{A} & \underline{B} & \underline{C} \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{array}$
NOR gate	inverted OR logic		$C = \overline{A + B}$	$\begin{array}{ccc} \underline{A} & \underline{B} & \underline{C} \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \end{array}$
XOR Gate	exclusive OR logic		$C = A \oplus B$	$\begin{array}{ccc} \underline{A} & \underline{B} & \underline{C} \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$

Boolean Algebra Laws and Identities:

Fundamental Laws:

OR

$$\begin{aligned} A + 0 &= A \\ A + 1 &= 1 \\ A + \overline{A} &= 1 \\ A + A &= A \end{aligned}$$

AND

$$\begin{aligned} A \cdot 0 &= 0 \\ A \cdot 1 &= A \\ A \cdot A &= A \\ A \cdot \overline{A} &= 0 \end{aligned}$$

NOT

$$\overline{\overline{A}} = A$$

(double inversion)

Commutative Laws:

$$\begin{aligned} A + B &= B + A \\ A \cdot B &= B \cdot A \end{aligned}$$

Associative Laws:

$$\begin{aligned} (A + B) + C &= A + (B + C) \\ (A \cdot B) \cdot C &= A \cdot (B \cdot C) \end{aligned}$$

Distributive Laws

$$\begin{aligned} A \cdot (B + C) &= (A \cdot B) + (A \cdot C) \\ A + (B \cdot C) &= (A + B) \cdot (A + C) \end{aligned}$$

DeMorgan's Laws:

$$\overline{A + B + C + \dots} = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \dots$$

$$\overline{A \cdot B \cdot C \cdot \dots} = \bar{A} + \bar{B} + \bar{C} + \dots$$

$$A + B + C + \dots = \overline{\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \dots}$$

$$A \cdot B \cdot C \cdot \dots = \overline{\bar{A} + \bar{B} + \bar{C} + \dots}$$

steps in basic logic design:

1. Define the problem in words.
2. Write quasi-logic statements in English that can be translated into Boolean expressions.
3. Write the Boolean expressions.
4. Simplify and optimize the Boolean expressions if possible.
5. Write an all-AND or all-NAND or all-OR or all-NOR realization of the circuit to minimize the number of required logic gate IC components.
6. Draw the logic schematic for the electronic realization of the circuit.

converting truth tables to logic expressions:

sum-of-products method: form a product for every row in the truth table that results in an output of 1 and take the sum of the products

product-of-sums method: form a sum for every row in the truth table that results in an output of 0 and take the product of the sums

RS flip-flop:

Inputs		Outputs	
<i>S</i>	<i>R</i>	<i>Q</i>	\bar{Q}
0	0	Q_0	\bar{Q}_0
1	0	1	0
0	1	0	1
1	1	NA	

positive edge-triggered RS flip-flop:

S	R	CK	Q	\overline{Q}
0	0	↑	Q_0	\overline{Q}_0
1	0	↑	1	0
0	1	↑	0	1
1	1	↑	NA	
x	x	0,1	Q_0	\overline{Q}_0

positive edge-triggered D flip-flop:


D	CK	Q	\overline{Q}
0	↑	0	1
1	↑	1	0
x	0	Q_0	\overline{Q}_0
x	1	Q_0	\overline{Q}_0

negative edge-triggered JK flip-flop:


$\overline{\text{Preset}}$	$\overline{\text{Clear}}$	CK	J	K	Q	\overline{Q}
0	1	x	x	x	1	0
1	0	x	x	x	0	1
0	0			NA		
1	1	↓	0	0	Q_0	\overline{Q}_0
1	1	↓	1	0	1	0
1	1	↓	0	1	0	1
1	1	↓	1	1	toggle	
1	1	0,1	x	x	Q_0	\overline{Q}_0

positive edge-triggered T flip-flop:

T	$\overline{\text{Preset}}$	$\overline{\text{Clear}}$	Q	\overline{Q}
↑	1	1	\overline{Q}_0	Q_0
0	1	1	Q_0	\overline{Q}_0
1	1	1	Q_0	\overline{Q}_0
x	0	1	1	0
x	1	0	0	1



TTL and CMOS input and output levels



TTL and CMOS output circuits